FADC timing

The following test was performed: a 3 us long positive block pulse was fed into the fADC AND used as a trigger. The trigger was setup so that when the 3 us long pulse is fed into the fADC the stop signal came 1040 ns after the rising edge of the long pulse. The fADC ran at 200 MHz internal clock. The expected fADC time spectrum is shown in figure 1.

figure 1: Expected fADC output.