12GeV Trigger meeting notes:

20 August 2010: C. Cuevas, H. Dong, A. Somov, N. Nganga, W. Gu, J. Wilson, B. Mofitt, B. Raydo, E. Jastrzembski

<u>16 July 2010: C. Cuevas, H. Dong, A. Somov, N. Nganga, W. Gu, J. Wilson, B. Mofitt, F. Barbosa, E. Smith, D. Abbott</u>

8 July 2010 – 12GeV Trigger Workshop @CNU

<u>4 & 11 June 2010: C. Cuevas, H. Dong, B. Raydo, A. Somov, E. Jastrzembski, N. Nganga, W. Gu, J.</u> <u>Wilson</u>

Updated prototype board status table:--19July 2010 **No changes**

Quantity	Description	Location	STATUS/Contact
8	10 bit FADC250		
	SN001	Daq Lab F110	Test Board
	SN002	Dag LabF110	Moller Spare
	SN003	Injector Group	Injector Group
	SN004	<u>EEL – 126</u>	FDC test setup
	SN005	EEL109	Needs repair
	<u>SN006</u>	F-Wing Lab	<u>F117 (A. Somov)</u>
	SN007	Hall A	Moller setup
	SN008	<u>EEL – 126</u>	FDC test setup
1	12bit FADC250	Indiana Univ	New timing algorithm firmware loaded
			Sent to IU for FCAL testing
			12Oct2009
			'64x crate and LinuX Cpu sent 24Jan10
4	Trigger Interface	EEL109/DAQ	Modules used for system testing
	Trigger	Lab	
	Distribution		
5	VME FP-SD	EEL109/DAQ	Complete
	Front Panel – Signal	Lab	Use in test crates
	Distribution	E 14/2 E 440	
1	Crate Trigger	F-Wing F110	CODA Library development
	Processor		
1	Crate Trigger	F-Wing(Hai)	Successful testing with multiple
	Processor		FADC250 and in SSP mode!!
2	Signal	F-Wing F110	CODA Library development
	Distribution		

0. Trigger/Clock/Sync – TI/TD

20 August 2010

William reports that the board functional testing is progressing and the firmware development is also progressing. The mezzanine card that will support legacy TS interface functionality has been ordered and will need to be assembled and tested in conjunction with the TI-TD. The VME front panel clock and trigger fan-out module that was designed to interface to the CAEN V1290TDC is ready for prototype order also. Sergey will provide an account for the order.

16 July 2010

The new TI-TD boards have been received from the assembler. They certainly look fine and William has started a test plan and will need a dedicated Jtag programmer to begin the firmware development process. The front panels have been received also. Schedule shows plenty of time allocated for complete testing of the prototype module.

<u>11 June 2010</u>

 \rightarrow TID board and components have been ordered! Delivery of two weeks for 2 boards and assembly quotations have been received also. Should have fully assembled prototype by mid July. Would be a good time to finalize the front panel drawing and submit a job for the metal fabrication.

 \rightarrow Jeff and Armen are building up a few more VME front panel clock/trigger distribution modules to support test setups and for the injector polarimeter folks.

1. FIRMWARE TESTING

20 August 2010

 \rightarrow There has been significant development and implementation of firmware for the FADC250, the SSP, the TITD and other peripheral modules. The firmware for the FADC250 will continue to evolve because the optimization of an algorithm for pedestal subtraction must be implemented and we must also implement the feature of using the trigger bits to dynamically change the readout 'mode'.

 \rightarrow Optimized firmware that manages the high speed serial data between modules and between crates still needs further definition and verification. Forward error correction methods have been tested by Ben, and test plans are in place for operating the serial lanes from the payload ports to the CTP at 5Gbps.

 \rightarrow The SD firmware and interface control from the TI-TD to the switch slots will need to be modified and include control for PLLs and also to add scaler capability to count several signals that are important to check during an experiment.

 \rightarrow The 'playback' mode continues to be tested and looks very promising to use for testing and commissioning multiple crates in an experimental hall.

 \rightarrow Firmware for downloading new 'bit' files to the front end module's Fpga through VME has been developed and will need further iteration and testing at a larger scale.

<u>16 July 2010</u>

Bryan and Dave report that the CTP and SD Coda Library development is going to progress once the new TI-TD has been tested. The implementation of the I^2C is significantly different than the initial TI prototype, so waiting for the new TI-TD to be tested makes sense.

Two VME64X crates have been rebuilt using ELMA 20 slot VXS backplanes. These new crates are in the DAQ lab.

11 June 2010

 \rightarrow Hai has delivered the latest update for the "Playback" mode. The latest optimization will allow for 32 points per channel. This will allow for a 128ns playback window where Users can load a single pulse or multiple pulses. The latest firmware has only been added to one of the prototype FADC250 modules and Alex continues with testing.

 \rightarrow Bryan Moffit has been developing libraries for the SD and CTP modules. No update on progress but he is using a full size VXS crate for his testing needs. We have new 20 slot ELMA backplanes and we will change out a few '64x backplanes as time permits.

2. <u>SUB-SYSTEM PROCESSOR (SSP)</u>

20 August 2010

Ben reports that the functional testing with the prototype is progressing well, and the internal bus is working and BitErrorRate(BER) testing has been performed for several transceivers for at least an 8 hour period. Power consumption with 4 transceivers populated is reasonable and Fpga core temperature readout is 53C in a simple test crate with less than optimized air flow. Front panel work and other testing continues. A few BGA solder issues have been identified, and testing will continue and if other solder issues arise, they will be repaired at the same time.

<u>16 July 2010</u>

No report from Ben today, but the board has been shipped and should be here on Monday. I saw the board this morning (Mon 19July) and it looks very good and there will be plenty of testing to start. I know we have the required number of fiber transceivers for both the SSP and TI-TD and we also have on order several of the fiber cables we will need to complete loop back testing as well as board to board testing.

<u>11 June 2010</u>

 \rightarrow The bare SSP boards have been received and it looks like ACE did a fine job. One small detail is that the vias in the BGA areas need to be covered with mask. This was specified and ACE will take care of this issue before the board is sent to the assembler. The assembler has all the components and will complete the assembly with a 10 day delivery. Should have the SSP ready for testing by mid-July!

3. <u>CUSTOMERS</u>

20 August 2010

See the table on the first page, and the prototype FADC250 have definitely seen some use. Brad Swatsky has requested another unit for a brief test in October, and I believe we can commit to lending him another unit for his testing.

11 June 2010

No new requests. There have been a few requests for support of the FADC-125 but no new customer requests to report.

21 May 2010

No update other than FADC250-SN003 has been transferred to the injector group for their new polarimeter development. A VME front panel signal distribution module will also be given to them once the unit is assembled and tested.

4 <u>"B" Switch - Signal Distribution Module (SD)</u>

20 August 2010

 \rightarrow The schematic is complete and the new revisions have been checked by several people.

 \rightarrow Nick and Mark have been setting up the router tool for the layout of the board and the component placement has been optimized also. The power supply section has been simplified and the critical nets and new components have been implemented.

 \rightarrow An updated specification document has been revised by Nick and is on the M: drive for review. The firmware and final register map will have to be completed in the near future.

 \rightarrow The I^2C bus implementation has been proposed by William and the new interface definitions will have to be modified in the existing SD firmware.

 \rightarrow Most of the components for 8 SD boards have been received. The goal is to order 2 SD boards by 1-Oct.

<u>16 July 2010</u>

Nick presented his latest updates and the schematic has been checked by several folks. The clock signals received from the TI will have the capability to pass through a clock jitter attenuation circuit and this has been implemented on the design. The power section has been optimized and significant part reduction has taken place. The placement of the components and pre-route analysis is in progress.

We plan to order at least 4 bare boards and order components for 4 boards. The initial assembly will be for 2 boards and Mark and Nick are preparing the component orders. Now would be a good time to begin the front panel design too.

The discussion about how to implement and optimize the TI-SD link pair and also the Flash-SD link pairs started, and the topic needs a dedicated meeting/discussion to optimize the parameters and limits of these data link connections.

11 June 2010

 \rightarrow Nick has completed the schematic for the SD-Rev1 module. The schematic has been updated to include ECO from the original prototype unit, and the conversion from PCAD to Altium appears to be complete.

 \rightarrow After some discussion, the addition of the SiLabs PLL jitter attenuation part is included on the new revision, the power section has been modified, and a new Altera part has been selected. The schematics are available on the M:drive for review.

5. System Diagrams & Test Stand Activities

20 August 2010

No new updates reported. The topics of pedestal subtraction and multiple triggers will continue to be discussed and at some point soon, final specifications need to be spelled out so that firmware changes can be started.

<u>16 July 2010</u>

So this is a good place for the discussion about pedestal subtraction and trigger signals that occur close together. These topics were raised at the recent trigger workshop and it was suggested that we dedicate some time to these topics.

- A) How are pedestals handled in the trigger summation scheme, and how are they handled during data extraction? (We will certainly need to develop a consistent scheme for determining pedestals and subtracting them from the raw samples).
- B) When multiple triggers fire (in short succession), what is the implication for duplicate data recorded in the event stream?

Discussion points for each topic below:

A) Some form of pedestal subtraction has always been part of the firmware plan for each channel and for the summing of the signals. Ben presented a few methods for this pedestal subtraction at the workshop, and the pedestal subtraction has not been implemented on the flash board firmware. We did not implement pedestal subtraction for any of the tests using the two crates last year, so optimization of this method will need some work.

The pulse window charge value (sum of points for a given pulse) will need to have a pedestal correction. This pedestal correction will be stored in a register for each channel and the method for collecting the pedestal value will need to be determined.

Gerard uses some method (or is planning a firmware method?) so it would be a good idea to request his VHDL code and Hai can verify if it can be re-used for the FADC250.

B) Multiple triggers will occur for a given trigger 'window'. The implication of duplicate data seems to be a concern, and for triggers that are close together, some detector signals (data) will appear in both triggers. The GTP can record the number of times the global trigger equation has produced a valid trigger within the global trigger 'window'. The GTP window allows the alignment of the subsystem detectors and will be able to determine if the global trigger equation has been validated. Multiple validations are possible within the GTP 'window' and these valid trigger pulses will be sent to the TS. The TS will receive this information and will also control the separation of triggers that are driven to the front end crates. The number of valid triggers within the global trigger window can be stored as a trigger type or scaled. There is a minimum trigger signal separation requirement at the FADC250 which is approximately 70ns.

11 June 2010

→No new updates for system diagram changes, but this will have to be completed in the early months of FY11 so that fiber and support hardware can be specified and purchased. **** 12GeV Trigger Workshop @CNU on Thursday 8 July, 2010 has been announced ****

Crate Trigger Processor (CTP)

20 August 2010

Sergey B. from Hall B has requested and provided funding for 2 additional CTP. The boards have been received and virtually all the components have also been ordered and received. The assembly PO is prepared and we are waiting to receive two of the higher speed grade Fpga (V5FX70T)

<u>16 July 2010</u>

A brief update regarding the order for two more CTP for Hall B. These parts and boards are in the order process now, and we will build these modules using the V5FX70T parts as a simple "upgrade". The plan is to use these new boards for testing the FADC250 at higher Gigabit transceiver speeds, and also to support the proposed experiment in Hall B planned for September 2011.

<u>11 June 2010</u>

 \rightarrow No update on the success or problems associated with developing driver software libraries for the SD and CTP units. The new TID will arrive soon, so before the end of summer it would be an aggressive goal to have new library support for these modules.

6. Projects for FY10

20 August 2010

GTP project will be assigned to Scott Kaneta on 1 Sept. I will have to show progress and will work with him to get up to speed with Altium etc. The GTP is a rather critical and complex design so I know I will need input/advice from all.

16 July 2010

No significant items to report and the schematic is progressing slowly. The recent addition of the jitter attenuation technique and circuitry that was added to the latest SD revision will be copied to the GTP as well.

11 June 2010

→The GTP Altium schematic has been started and progress is at a glacier pace. (Chris) The proposed Xilinx part exists in the Altium library. The CTP was imported from PCAD to begin the GTP project in Altium and the number of sheets for the GTP should be significantly less than the CTP. Plenty of schematic work needs to be completed. Some of the specifications/requirements need to be documented before the schematic can be completed. The updates to the GTP requirements stem from CLAS12 and the possible need for more than eight (8) SSP in the global crate. Need to build a prototype, and the final version will include the latest requirements.

<u>ACTION ITEMS:</u> Next meeting → Friday 27 AUGUST 2010 at **10AM** in F224