12GeV Trigger meeting notes:

<u>8 July 2011: C. Cuevas, J. Gu, B. Raydo, E. Jastrzembski, H. Dong, A. Somov, N.Nganga, Bryan Moffit, C. Dickover</u>

<u>1 July 2011: C. Cuevas, J. Gu, B. Raydo, E. Jastrzembski, D. Abbott, H. Dong, S Somov, N.Nganga,</u> Bryan Moffit ,

24 June 2011: C. Cuevas, J. Gu, B. Raydo, E. Jastrzembski, D. Abbott,

17 June 2011: C. Cuevas, S. Kaneta, J. Gu, J. Wilson, . N. Nganga. E. Jastrzembski, D. Abbott, H. Dong

10 June 2011: C. Cuevas, S. Kaneta, J. Gu, B. Raydo, J. Wilson, . N. Nganga. E. Jastrzembski

<u>3 June 2011: C. Cuevas, S. Kaneta, J. Gu, B. Raydo, B. Moffit, A. Somov, J. Wilson, .F. Ahmed, N. Nganga. E. Jastrzembski</u>

0. <u>Trigger/Clock/Sync – TI/TD</u>

8 July 2011

 \rightarrow The 10 pre-production TI-TD boards are at the assembly vendor. These boards should be received during the week of 11-July. William has an acceptance test plan in place for these boards.

 \rightarrow William has distributed a link to the latest Trigger Supervisor (TS) board layout files. I think it would be a good time to review the TS requirements and verify the TS functions of the existing TI design before moving on to the initial TS board fabrication step.

 \rightarrow Bryan reports that the firmware corrections have been implemented in the TI boards so that the ROC ACKnowledge works correctly and both crate TI are synchronized.

<u>1 July 2011</u>

Document outlining the DAq run modes has been created by D. Abbott and discussed at last meeting.

We will need a detailed document defining the TID \rightarrow SD \rightarrow TS signal management for the ROC ACKnowledgement mode. The TID must manage up to eight fiber optic serial link information streams from front end crates. Each link carries important information that needs to be transmitted to the Trigger Supervisor. The Trigger Supervisor has a slightly different P0 map as compared to the TI, and the signal path from the SD slot has enough signal pairs to manage the TID information. More block diagrams, and detailed circuit function descriptions will only help.

It is not too early to begin a rough draft of startup procedures, flow charts, etc for the two crate test station. At some point the two crate test station should be close to a 'turnkey' operation so that we can verify a full crate of new front-end DAq and trigger modules.

Ten Rev4 TI boards have been sent to the assembly vendor. These boards have a ten day delivery, and will be tested thoroughly before distribution to detector groups.

24 June 2011

Discussion about information from TS crate. Do we need to re-assign pairs from the SD to the TS to manage information from all the front end crates?(TI-D)

Good time for clear simple document/diagrams to show the TS crate timing/logic functions and DAq run modes. Very good discussion, Trigger == Event

Event_Block_Size: N Events

<u>17 June 2011</u>

Assembly quotes received and a few components that were not on the original order have been ordered. After the boards and parts are received the entire 'kit' will be shipped to the assembly vendor. The assembly order is written with a 10 day delivery after receipt of boards and components.

10 June 2011

 \rightarrow Assembly order is for 10 units. No assembly quotes received yet, and a few components need to be ordered to complete the assembly kit. William has a test plan in place once the TI-D boards are received from the assembler.

 \rightarrow A brief discussion about how many of these assemblies will be configured for full TID mode, because 8 F/O transceivers will be needed for TI-D boards. Most of these units will be configured for single F/O transceiver as TI boards. William will manage the configuration of each unit and keep track of their respective locations.

<u>3 June 2011</u>

 \rightarrow Assembly quotes are expected soon to build 12 boards and the part kits are almost 100% complete. The front panel material has been ordered but not received, and machining the panels will occur as soon as the material is received.

 \rightarrow Testing in the lab with two crates is going well and there are a few issues with the timing delay recorded during two crate testing. The transition time from receiving a trigger signal from the SSP to the time the SD Trig1_Out occurs appears much too long. William will investigate.

2. <u>SUB-SYSTEM PROCESSOR (SSP)</u>

<u>8 July 2011</u>

 \rightarrow The SSP prototype has been put to good use in the two crate test station, and the design has been ahead of schedule for quite some time. The schedule to fabricate and assemble the production quantities has been pushed to the middle of FY12. Only very minor changes to the prototype design are required before sending the SSP for turn-key production.

 \rightarrow I am certain that the firmware (applications) for the SSP will continue to evolve and there are other groups that have already considered the use of the SSP for their readout purposes. (CLAS12 – SVT and uMegas detectors)

<u>1 July 2011</u>

No report, but good discussion and presentation by Ben on event display work so far. Bryan and Ben have been working on the plotting routines for the two crate test stand data. Methods to reduce the amount of data stored to disk are a work in progress.

17 June 2011

 \rightarrow No report from Ben, but I know he has demonstrated a few nice diagnostic tools that will produce plots of the data stream 'snapshots' from the CTPs and SSP.

-->After most of the two crate test activities have been completed, the focus will be to complete the SSP minor circuit modifications and prepare for a procurement of the quantities needed for Hall D.

10June 2011

-->Ben has completed the modifications to fix the 'endian' issue with the data from the CTP. Diagnostic tools to view incoming data streams have been prepared. Ben has implemented a histogram application in the SSP which can be tested as soon as Bryan has time.

<u>3 June 2011</u>

 \rightarrow Ben and Hai have completed and implemented the firmware that manages the trigger data stream from the CTP to the SSP. This firmware has been has been tested and works with two crate test station!! Significant milestone!!! Pre-production order before end of fy11?

→ We discussed a pre-production order of SSP before the end of fy11, but it is not clear if this is the best approach. There are not many detector tests in the next year that drives the need to produce the SSPs at this time. There are minor changes to the prototype, and it makes more sense to review the design and proceed with pre-production quantities in the first quarter of FY12.

3. CUSTOMERS

8-July-2011

16 FADC250-V2 boards will be here week of 11-July-2011. Plenty of preparation work before testing can begin. We will make it a goal to have 16 boards ready for at least one crate by the week of 25-July! So far the acceptance testing is going smooth!

<u>1 July 2011</u>

A full size VXS crate is in the EEL109 lab on the bench for the acceptance testing of the preproduction boards. We expect the box of boards to arrive the week of 4-July-2011 and then many activities will need to be completed before we have a full set of FADC250-V2 in the test stand crates.

17 June 2011

Two week delivery after Advanced Assembly receives the FADC250-V2 boards from ACE. July 6th should begin acceptance testing. Move a full size VXS crate to the EEL-109 lab by next week to set up for the acceptance testing.

10 June 2011

 \rightarrow 38 FADC250-V2 bare boards were returned to the vendor for re-test. All of the boards have passed re-test, and the one assembly that had a short circuit trace has been repaired.

 \rightarrow Assembly of the remaining 38 boards will resume as soon as all bare boards have been received by the assembly company.

 \rightarrow The single board acceptance test station is ready for the pre-production lot, and once these boards pass acceptance testing they can be installed in the two crate test station.

<u>3 June 2011</u>

 \rightarrow 38 FADC250-V2 preproduction boards have been returned to the manufacturer for test verification. If no problems are found, then we must decide how to proceed with the assembly.

 \rightarrow We have three fully functioning FADC250-V2 boards and two will remain dedicated to the two crate test station. There are many tests to configure and measurements to record to fully qualify the performance of the system to meet or exceed specifications.

 \rightarrow The third board may need to be 'time-shared' with Hai/Ed and Fabian until we receive the next assembly batch.

<u>8-</u> <u>"B" Switch - Signal Distribution Module (SD)</u>

<u>8-July-2011</u>

-->Nick has ordered the circuit board fabrication and the award for 6 boards has been placed with Colonial Circuits. The assembly job will be completed by Advanced Circuits and a delivery schedule is forthcoming.

 \rightarrow Now is a good time to update and complete the SD documentation and the test firmware for the initial acceptance testing. Minor changes to final firmware will need to be documented and propagated to Bryan and William for the control interface.

<u>1 July 2011</u>

 \rightarrow Fabrication files and schematics have been reviewed and Nick has prepared the purchase requisition for six pre-production units. Cost estimates have been received, and the parts kit is ready for shipment to the assembly company as soon as the order is placed. 12GeV funding has been defined, so the order is imminent.

 \rightarrow Documentation will need to be updated to reflect the latest ECO including new firmware descriptions for the SiLab PLL control.

 \rightarrow Test firmware and test procedure will need to be completed soon, so the SD-Rev2 boards can be tested as soon as received from the assembly company.

17 June 2011

→Implementing all ECOs on the schematics and layout have been completed... Nick has been working on the firmware changes needed to implement the I^2C interface for the new SiLab PLL part. Nick has designed a small sub-circuit board with the new SiLab PLL part and will use the Cyclone III FPGA on the Altium Nano board to verify I^2C code changes.

 \rightarrow Board quotations and assembly quotations have been requested from vendors and the parts kit is virtually 100% complete.

10 June 2011

 \rightarrow Nick showed results from new SiLab part that will automatically phase align the output at the power on state. The new part is virtually a drop in replacement and next week the schematic will be updated. The PCB ECOs will need to be completed soon, and then it is time to order the six pre-production units!

<u>3 June 2011</u>

→ Documentation of the PLL phase adjustment method including test results and scope photos is a work in progress. The existing implementation method to adjust for precise clock phase used Nios as the embedded micro-controller code to perform the phase adjustment technique. The Altera Cyclone III part is currently at 50% resource usage and there are no issues with this part for the preproduction run.

\rightarrow Preproduction:

ECOs to schematic have started, and will need to be implemented on the PCB routing. We have had the parts for six more boards for several months, and price estimates for bare board and circuit assembly need to be received soon.

5. <u>System Diagrams/Fiber Optics</u>

8-July 2011

No report, but 15-July deadline is looming(Chris).

<u>1 July 2011</u>

 \rightarrow System level fiber optic distribution drawings are complete for both Hall D and Hall B. Initial estimates for cost of the patch panels, patch cables, and trunk cables have been received, but procurement will need several vendors to bid on this work.

 \rightarrow Fiber optic specifications are a work in progress and will be in draft form by 15-July-2011. (Chris)

<u>17 June 2011</u>

 \rightarrow Armen has completed the final draft versions of the CLAS12 trigger system fiber optic cabling drawing. The drawings show all components needed for the installation in Hall B. The fiber patch panels and fiber optic cables will be added to the order for Hall D to reduce the price significantly. The best method will most likely be a phased procurement, because the installation of this hardware will happen about a year later in Hall B.

<u>10 June 2011</u>

 \rightarrow Fiber Optic system diagrams have been started for the CLAS12 installation in Hall B. Fortunately the parts and fiber optic cabling will be the same, but the quantities and lengths of the cables will of course be different.

→ **Deadline** for the Trigger System Fiber Optic specification is 15-July!

<u>3 June 2011</u>

No report. Fiber specification is due soon for pre-procurement plan.

6. Two Crate DAq test configuration

8-July-2011

 \rightarrow Bryan reports that he was able to operate the two crates in ROC-ACK mode @25KHz with the two FADC250 boards each converting two channels.

- 2eSST readout is used for readout
- Two different Linux ROCs appear to be working fine using the polling method with the TI
- Block size is 1 trigger(event)
- Synchronization between two crates appears to be resolved
- More channels will be added to each FADC250 module

 \rightarrow Bryan presents several plots that show the ROC readout times and other useful readout diagnostic displays.

 \rightarrow Time to increase the block size and test the full pipeline trigger mode to answer the questions of how high can the trigger rate go, and how long at the high rates will the system remain stable.

<u>1 July 2011</u>

 \rightarrow Progress continues on the diagnostics tools/plotting routines to display important information while running the two crate test.

 \rightarrow Not sure where we stand on resolving the synchronization issue between crates, and the focus to run the two FADC250 boards for a long duration at high trigger rates has been compromised because of other technical activities as follows:

-Busy 'level' not programmable? (Ability to set the point where BUSY is asserted)

-Troubleshooting DAC offset issue

-Work on subtracting pedestal values has been started.

24 June 2011

1 channel @40KHz trigger rate. Raw window mode. Discussion regarding reducing data size that is stored to the limited size disk.

17 June 2011

Synchronization issue needs to be resolved. Counter values match within a crate, but values between the two crates do not match.

Prepare to run a full 8 hour test with 16 out of 32 channels occupied. The trigger rate could be set relatively high, (>25KHz) and the FADC250s could be run in raw data mode and pulse sum mode. Bryan mentions that he will have to come up with a method to 'prescale' the data that gets saved on disk.

Discussion about Busy management and three modes of TS functions. Lock mode, Trig→Trig_ACK, Buffered with a limit, Large Buffer(Full Pipeline)

<u>10 June 2011</u>

 \rightarrow No update or further testing has been documented since last week's initial breakthrough. There are still synchronization issues to be resolved along with a variety of other minor changes that need to be implemented.

 \rightarrow Ben has been working on diagnostic 'tools' that should help to graphically show the trigger rates, and history waveforms for the global sum and global sum threshold level. There are many other plots that would be very useful to verify all boards in the system are functioning properly and progress continues.

 \rightarrow We will not have more FADC250-V2 boards for a few weeks, so the next goal would be to configure the two crates to run for a full 8 hour 'shift' at a nominal trigger rate of let's say 100KHz with at least 16 of 32 channels occupied.

 \rightarrow No discussion on implementing 'playback' mode, but this mode remains a strong option for completely and deterministically testing all the boards in the system.

<u>3 June 2011</u>

\rightarrow Successful testing with the two crates each with a single FADC250-V2, CTP, TI, SD and one SSP!!

→ Ben presented a few oscilloscope photos and Chipscope plot from the SSP. The SSP plot clearly shows the two signals that were injected into each FADC250. One signal was delayed by 15ns and the SSP 'history' plot shows these signals clearly. There are several small issues to clean up with how the SSP handles the data bytes from the CTP, but it appears that the hardware is working and is ready for further testing.

→ There was a discussion on how the DAq was configured, i.e.) Handshaking, and what run mode was configured? It appears that the system was operated in non event 'blocking' mode. The trigger count matches from each module in a crate, but the trigger count information crate to crate do not match. What is the difference? Why?

 \rightarrow No Token passing scheme was used during the single FADC250/crate test but 2eSST used for readout.

What is the BUSY 'high water' threshold setting?

→ Issues:

Synchronization MUST have this working flawlessly for high rate testing.

Data integrity, Need some Data plots to show trigger rate Vs readout data size.

Comparison tables for 'scalers' for a each module within a crate and comparisons between crates: Trigger count from each board, Busy counter? Other?

22 April 2011

-->Ed and Hai have completed the final firmware revisions for the initial FADC250-V2 boards and at least one unit should be installed in the EEL109 lab for an initial test with the TI and SD module. Continued progress, and it will not be long before we have two full front end crates! -->The main goals of the two crate test are extracted from past meetings as follows:

The initial plan is use the playback mode of the FADC250 modules so that we can deterministically test the readout and trigger rates with all the payload modules running 2.5Gbps to the CTP.

There will be plenty of activities to needed for generating displays of: -Readout rates

-Trigger rates, and a variety of other information needed to claim success.

The list of verification requirements are listed below:

 \rightarrow Goals of the integration testing:

-Verify clock distribution through TID->SD and measure jitter to front end boards

-Verify trigger rate and readout rate for a variety of occupancy levels.

-Verity token passing scheme

-Verify CTP operation with sixteen FADC250 @2.5Gbps

-Test playback mode feature on two crates and verify operation with SSP. -Measure and record overall trigger latency. (Could include SSP)

-Verify full 2eSST readout from payload modules

-Verify TI-D features and use one TI-D in TS 'mode'

-Synchronization testing. Quantify number of out of sync events, clock counters etc. -I am sure there are more milestone tests, but we can iterate the list.

<u>16 July 2010 (Keep this because it needs to be implemented and tested at some point)</u> See older note dates for the list.

6. Crate Trigger Processor (CTP)

<u>8-July-2011</u>

 \rightarrow CTP3 appears to have a problem with loopback test. CTP4 appears to be working with loopback at 2.5Gb/s with six payload ports. Possible issue with voltage regulators on CTP3, could be the culprit. Hai will be on vacation during week of 11-July and has started the development of automatic functional test firmware for the CTP.

 \rightarrow Firmware additions will be needed to implement 16 Gigabit Transceivers for each CTP. This is the first time we have had more than six FADC250 at one time!

<u>1 July 2011</u>

 \rightarrow So far, CTP1 and CTP2 are used in the two crate test station. These CTP are the original two units with Virtex 5 'LX110 devices. CTP3 and CTP4 have Virtex 5 'FX70T devices and should be able to run at 5Gb/s. Hai has started testing with CTP 3 and CTP 4 to verify functional operation before testing with the FADC250.

 \rightarrow Need to review ECO list, and other revisions soon, and establish a schedule for the implementation of the CTP changes.

<u>17 June 2011</u>

Schedule review for ECOs and minor revision additions. The Hall D CTPs must be finalized and ordered by end of the first quarter in FY12.

<u>10 June 2011</u>

 \rightarrow The final version of the CTP needed for Hall D is 23 units. This quantity does not include spares. Hall B will require 21 CTP units.

 \rightarrow The four existing prototype CTP units are stable and will meet or exceed Hall D requirements, so the next step is to finalize the minor engineering changes to the board, and add the front panel I/O that has been requested from previous workshops/meetings.

 \rightarrow After the revisions have been completed and verified, we will order the final version with at least two units as first article acceptance.

<u>3 June 2011</u>

→ Two CTP are operating in each of the crates with a single FADC250-V2! Aurora transceiver speed is 2.5Gb/s per lane and the firmware to configure and select the specific payload slot is 'hardcoded' for now. As we add more FADC250s to the crates this will have to be configurable through registers.

→ There was a brief discussion on pre-production of the CTP and similar to the discussion on the SSP, it may be best to review the required changes to the CTP, and then implement the changes for a pre-production order in first or second quarter of FY2012. There are no immediate needs for detector testing that include CTP except for the HPS test proposal. We have four units, and the CTP will require further testing when the crates are full.

7. GTP and Global Crate Developments

<u>8-July-2011</u>

→Scott received the 1st board and a solder sample board. These first revisions are RED so it should be good luck! Initial board and components have been sent to the assembly company and will be partially assembled with only the power regulators for test verification. After power section has been tested, a single board will be fully populated.

→Firmware working with the BeMicro kit for Ethernet access features. There was a discussion on testing a GTP using 16 of the FADC250 boards, which will take some planning, but it offers a simple method to quickly check the transceivers on the GTP that will be running on an Altera device.

 \rightarrow Continue with firmware development for the initial acceptance testing of the GTP and Ethernet interface. It will be some time before we have a crate full of SSP, so global trigger crate hardware testing will move to the latter part of FY12.

<u>1 July 2011</u>

 \rightarrow No report, but boards are due 6-July. The boards and parts kit will be shipped to the assembly company and the power section will be populated on one board. After the power section has been thoroughly tested, the second board will be approved for full assembly.

→Acceptance test firmware is a work in progress including firmware for the Ethernet section and main GTP functions.

17 June 2011

ORDERED! Boards due 6-July Partial assembly first: Power section Full assembly after power verification Firmware: Ethernet development Acceptance test firmware to include Ethernet loopback.

10 June 2011

 \rightarrow PR is waiting for account codes

 \rightarrow P0 test cards will be here next week.

→Firmware development is proceeding and the development will be prioritized for the several sections of the design. See detail list from last week.

3 June 2011

 \rightarrow Assembly quotes and board fabrication quotes have been received and are reasonable for ordering two bare boards and building one completely. One board will be a partial build with the power components only. Front panel design can be started now, since component placement is final.

 \rightarrow Firmware development activities will be full time once boards have been received and sent to the assembler.

--Hardware functional test:

- --Aurora transceiver block
- --Ethernet
- --Processing core

--I^2C block

ACTION ITEMS: Next meeting - Friday 15 July @ 10AM in F226