


# Hall B 12GeV Discriminator Module Design

## Functional Block Diagram



## Main Features:

- 16 Channel, Dual Threshold, VME (0 to -1v in 0.25mV steps)
- Differential ECL 'TDC' Output
- Differential ECL 'Trigger' Output
- Programmable Delay on Trigger Output (4ns Resolution)
- Internal & External Gated 125MHz Scalers both thresholds
- Programmable NIM input/output (i.e. OR output, TEST input)
- 100MHz Rate (w/8ns Pulse Width) => 10ns Pulse Pair Resolution





# Hall B 12GeV Discriminator Module Design

## Main Specifications

<p><u>General</u></p> <p>Power consumption (typ) +12V, 600mA; -12V, 0A; +5V, 6.0A Fuses +12V, 2.0A; -12V, 0A; +5V, 10.0A</p> <p>Dimensions 6U VME, Single-wide; 160mm card depth</p> <p>Front Panel I/O connectors Input Signals: 16 LEMO Gate Input: 1 LEMO Test Input: 1 LEMO Dual dECL Output: 2x 34-pin Header OR Output 1 LEMO</p> <p>On-board connectors JTAG: 2x7pin 2MM pitch (Xilinx Platform USB) LEDs Green: VME Activity Yellow: Discriminator OR Red: FPGA Heartbeat</p> <p><u>Analog Inputs</u> Channels From <u>PhotoMultiplier</u> Tubes or coaxial detector signals Signal level 16 Termination <math>\pm 1.5V</math>, DC-Coupled, diode-clamped 50-Ohm</p> <p><u>Gate Inputs</u> Channels Gates <u>scalers</u> Signal Level 1 NIM</p> <p><u>OR Output</u> Signal Level 1 NIM</p> <p><u>Discriminator Channels</u> Dual Threshold Control 0V <math>\rightarrow</math> -1V threshold (1 threshold per TDC and Trigger output, 32 total)</p> <p><u>Pulser type</u> <u>Pulser control</u> <u>Non-updating</u> Channel-to-Channel crosstalk TBD control voltage = 8nS <math>\rightarrow</math> 80nS pulse width Discriminator hysteresis &lt;1mV for rise time <math>\geq</math> 1nS &amp; Vin = -200mV (46dB ch-ch Isolation) Discriminator noise band 5mV Pulser dead-time &lt;math&gt;\leq \pm 2mV&lt;/math&gt; (no adjacent modules) Discriminator Offset Error &lt;math&gt;\leq 2nS&lt;/math&gt; Maximum Rate &lt;math&gt;\leq \pm 3mV&lt;/math&gt; max, &lt;math&gt;\leq \pm 1mV&lt;/math&gt; typ. 100MHz (10ns double pulse resolution w/8ns pulse width setting)</p> <p><u>dECL Outputs</u> Channels Dual 16 channel output Connector 34-pin header in LeCroy ECL format. 1<sup>st</sup> group of 16 Fast output from discriminator Common programmable width 10ns – 100ns Programmable MASK register: - Default: Enable</p>		<p>2<sup>nd</sup> group of 16 Common programmable width 4ns – 100ns Programmable delay 4ns – 500ns Programmable MASK register - Default: Enable</p> <p><u>Individual Discriminator Control</u> DAC 12-Bit; Set to zero by logic after reset. 0.25mV Step Threshold control DAC zero-scale = 0V, full-scale = -1V Pulse width control TBD zero-scale = MIN = 10ns, full-scale = 100nS Minimum pulse width 10nS with DAC setting of 7mV</p> <p><u>Digital Delay</u> Delay step size 4nS, VME controlled Delay range 0nS <math>\rightarrow</math> 500nS Uncertainty 4ns (250MHz Clock Jitter) Maximum effective rate 250MHz Delay from discriminator input to Digital delay input: TBD <u>Scaler</u> input: TBD with delay setting = 0 Delay from Gate input to <u>scaler</u> logic TBD</p> <p><u>Scalers</u> Quantity 1 per discriminator channel (32 total) Width 32-bit Input source Digital delay circuit Gating Selectable: Front-panel gate input or VME controlled gate enable/disable Maximum rate 125Mhz Readout dead-time None Control VME latch, read, clear, <u>scaler</u> overflow status</p> <p><u>VME Interface</u> Compliance A32/D64, D32 only; D16/D08/unaligned not supported Registers TBD Address space used TBD</p> <p><u>Misc.</u> Voltage monitor No EEPROM Stores configuration parameters (&gt; 1kbyte) Firmware Upgradable Yes – via VME</p>	
---	--	--	--

# Hall B 12GeV Discriminator Module Design

Comparator Dispersion Characteristics (does not include discriminator output stage dispersion)



# Hall B 12GeV Discriminator Module Design

## Current Layout Status

