


Trigger/Clock Distribution Prototype Status

Ben Raydo


Ed Jastrzembski

Jeff Wilson

Test Setup




Trigger Distribution Delay



Triggers Arrive Simultaneously on Different Crates with Different Length Fiber Cable





Link: 32bits @125MHz
 BCal, FCal Mode:
 15:0 ADCSum₀
 31:16 ADCSum₁
 TOF, ST, Tagger Mode:
 15:0 Hit Bist₀
 31:16 Hit Bist₁

Link: 64bits @125MHz
 BCal, FCal Mode:
 19:0 ADCSum₀
 39:20 ADCSum₁
 TOF, ST Mode:
 8:0 TrackCount₀
 17:9 TrackCount₁
 39:18 Unused
 Tagger Mode:
 7:0 MinHit₀
 15:8 MaxHit₀
 23:16 MinHit₁
 31:24 MaxHit₁
 39:32 Unused
 All Modes:
 47:40 Timestamp
 63:48 ECC

Link: 64bits @125MHz
 BCal, FCal Mode:
 22:0 ADCSum₀
 55:23 ADCSum₁
 63:56 Unused
 TOF, ST Mode:
 11:0 TrackCount₀
 23:12 TrackCount₁
 63:24 Unused
 Tagger Mode:
 7:0 MinHit₀
 15:8 MaxHit₀
 23:16 MinHit₁
 31:24 MaxHit₁
 63:32 Unused

Link: 32bits @250MHz
 31:0 Triggers(31:0)

Link: 3bits @250MHz
 0 Trigger 1
 1 Trigger 2
 2 Sync

Link: 16bits @62.5MHz
 15:0 Trigger/Word


| | | | |
|--------------------------------------|------------------------------|---------------------------------------|-------------------------|
| t_1 : FADC250 (ADC->P0) | 180ns (20cycles+100ns MGT) | t_{11} : SD (Px->Px) | 10ns |
| t_2 : FADC250->CTP (P0->Px) | 10ns | t_{12} : SD->TD (Px->P0) | 10ns |
| t_3 : CTP (Px->FiberTx) | 180ns (20cycles+100ns GTP) | t_{13} : TD (P0->FiberTx) | 10ns |
| t_4 : CTP FiberTx->SSP FiberRx | 600ns (~100m fiber run) | t_{14} : TD->TI (FiberTx->Fiber Rx) | 600ns (~100m fiber run) |
| t_5 : SSP (FiberRx->P0) | 600ns (100cycles+200ns GTP) | t_{15} : TI (FiberRx->P0) | 80ns (20cycles) |
| t_6 : SSP->GTP (P0->Px) | 10ns | t_{16} : TI->SD (P0->Px) | 10ns |
| t_7 : GTP (Px->TrigBit) | 495ns (95cycles+100ns GTP) | t_{17} : SD (Px->Px) | 40ns |
| t_8 : GTP->TS (TrigBit->TrigBitIn) | 10ns | t_{18} : SD->FADC250 (Px->P0) | 10ns |
| t_9 : TS (TriggerBitIn->P0) | 115ns (20cycles+35ns SerDes) | t_{19} (?): FADC Buffer Processing | 0ns (?) |
| t_{10} : TS->SD (P0->Px) | 10ns | | |
| Total: | 2980ns | | |

Fiber Optic Link
 Copper Ribbon
 VXS Backplane

Trigger Latency Adjustment

- Trigger/Clock Distribution Prototype achieves 1010ns latency with maximum 150meter length fiber
- 3 μ s Trigger Timing Diagram assumes maximum 100meter length fiber in trigger system (to Tagger)
- Adjusting for ~250ns added latency from the extra 50meter fiber puts the Trigger Distribution Latency at ~760ns (~100ns faster than Trigger Timing estimate)

TI Proto in Test Stand Setup



1.25Gbps Trigger Link

