FADC Data Format

(Ed Jastrzembski – updated 3/10/08, 10/7/09)

We have identified the multiple types of data produced by the JLab 250 MHz Flash ADC module and suggest a 32-bit word data format for readout over VME.

Data Word Categories

Data words from the module are divided into two categories: <u>Data Type Defining</u> (bit 31 = 1) and <u>Data Type Continuation</u> (bit 31 = 0). Data Type Defining words contain a 4-bit data type tag (bits 30 - 27) along with a type dependent data payload (bits 26 - 0). Data Type Continuation words provide additional data payload (bits 30 - 0) for the *last defined data type*. Continuation words permit data payloads to span multiple words and allow for efficient packing of raw ADC samples. Any number of Data Type Continuation words may follow a Data Type Defining word.

Data Type List

- 0 block header
- 1 block trailer
- 2-event header
- 3 trigger time
- 4 window raw data
- 5 window sum
- 6 pulse raw data
- 7 pulse integral
- 8 pulse time
- 9 streaming raw data
- 10 12 user defined
- 13 event trailer (debug only)
- 14 data not valid (empty module)
- 15 filler (non-data) word

Pulse Data

To reduce the amount of data generated at high trigger rates, the module has the capability of identifying pulses within the trigger window and reporting computed quantities (pulse integral, pulse time) instead of raw data samples or simple sums of raw samples. The algorithm for identifying a pulse may be complex and application dependent. Individual pulses may have characteristics that compromise the accuracy of the computed quantities. For example, a pulse that extends beyond the measurement window may significantly affect the computed integral value, while the computed time value (which relies on the leading edge) may be accurate. On the other hand, a pulse whose leading edge starts outside the measurement window may have an inaccurate time,

but an acceptable integral value. To identify these or other conditions, we include a twobit *quality factor* when reporting computed quantities for pulses. The algorithm designer may use the four classes to identify specific conditions that may be associated with the measurement, or give an overall rating of confidence in the measurement based of all characteristics of the pulse. Of course, the algorithm can ultimately choose to not report a particular measurement for a pulse.

The data format allows for up to four identified pulses in the trigger window for each channel. The pulse number links together pulse data types 6, 7, and 8.

Data Types

Block Header (0) – indicates the beginning of a block of events. (High-speed readout of a board or set of boards is done in blocks of events.)

 $\begin{array}{l} (31) = 1 \\ (30 - 27) = 0 \\ (26 - 22) = \text{slot ID (set by VME64x backplane)} \\ (21 - 11) = \text{number of events in block} \\ (10 - 0) = \text{event block number (used to align blocks when building events)} \end{array}$

Block Trailer (1) – indicates the end of a block of events. The data words in a block are bracketed by the block header and trailer.

(31) = 1 (30-27) = 1 (26-22) =slot ID (set by VME64x backplane) (21-0) =total number of words in block of events

Event Header (2) – indicates the start an event. The included trigger number is useful to ensure proper alignment of event fragments when building events. The 27-bit trigger number (134 M count) is not a limitation, as it will be used to distinguish events within event blocks, or among events that are concurrently being built or transported. Each of the two ADC processing chips reports a trigger number. The FADC module will report a single Event Header word if the trigger numbers are identical.

Word 1:

(31) = 1(30 - 27) = 2 (26 - 0) = trigger number (ADC processing chip #1)

If the trigger numbers from the ADC processing chips are **NOT** identical (a serious error), a Data Type Continuation word follows immediately.

<u>Word 2</u>:

(31) = 0(30-27) = reserved (read as 0)(26-0) = trigger number (ADC processing chip #2) **Trigger Time** (3) – time of trigger occurrence relative to the most recent global reset. Time in each ADC data processing chip (2 per module) is measured by a 48-bit counter that is clocked by the 250 MHz system clock. The global reset signal is distributed to every ADC processing chip. The assertion of the global reset clears the counters and inhibits counting. The de-assertion of global reset enables counting and thus sets t = 0 for the component. The trigger time is necessary to ensure system synchronization and is useful in aligning event fragments when building events. With careful clock, trigger, and global reset distribution it *may* be possible to achieve identical trigger times from all components of the system. However, even if t = 0 is not the same for all components, *changes* in trigger times can be monitored to ensure system synchronization is maintained. The FADC module will report a single 48-bit trigger time if the two ADC processing chip times are identical. The six bytes of the trigger time

Time = $T_A T_B T_C T_D T_E T_F$ (ADC processing chip #1)

are reported in two words (Type Defining + Type Continuation):

<u>Word 1</u>:

 $\begin{array}{l} (31) = 1 \\ (30 - 27) = 3 \\ (26 - 24) = reserved (read as 0) \\ (23 - 16) = T_A \\ (15 - 8) = T_B \\ (7 - 0) = T_C \end{array}$

Word 2:

 $\begin{array}{ll} (31) = 0 \\ (30-24) = reserved \mbox{ (read as 0)} \\ (23-16) = T_D \\ (15-8) = T_E \\ (7-0) = T_F \end{array}$

If the trigger times from the ADC processing chips are **NOT** identical, two Data Type Continuation words follow (Time = $T_A^* T_B^* T_C^* T_D^* T_E^* T_F^*$ (ADC processing chip #2)):

<u>Word 3</u>:

 $\begin{array}{l} (31) = 0 \\ (30 - 24) = reserved \ (read \ as \ 0) \\ (23 - 16) = T_{A}^{*} \\ (15 - 8) = T_{B}^{*} \\ (7 - 0) = T_{C}^{*} \end{array}$

Word 4:

(31) = 0(30 - 24) = reserved (read as 0) (23 - 16) = T_D*

$$\begin{array}{rl} (15-8) & = {T_E}^* \\ (7-0) & = {T_F}^* \end{array}$$

Window Raw Data (4) – raw ADC data samples for the trigger window. The first word identifies the channel number and window width. Multiple continuation words contain two samples each. The earlier sample is stored in the most significant half of the continuation word. Strict time ordering of the samples is maintained in the order of the continuation words. A *sample not valid* flag may be set for any sample; for example, the last reported sample is tagged as not valid when the window consists of an odd number of samples.

Word 1:

(31) = 1 (30-27) = 4 (26-23) =channel number (0-15) (22-12) =reserved (read as 0) (11-0) = window width (in number of samples)

Words 2 - N:

(31) = 0 (30) = reserved (read as 0) (29) = sample x not valid (28 - 16) = ADC sample x (includes overflow bit) (15 - 14) = reserved (read as 0) (13) = sample x + 1 not valid (12 - 0) = ADC sample x + 1 (includes overflow bit)

Window Sum (5) – sum of the raw data samples for the trigger window. Pedestal subtraction may be included.

(31) = 1 (30-27) = 5 (26-23) = channel number (0-15) (22) = window sum overflow flag (21-0) = window raw data sum

Pulse Raw Data (6) – raw ADC data samples for an identified pulse. Raw data from an interval of the trigger window that includes the pulse is provided. The first word indicates the channel number, pulse number, and first sample number. The first sample number is relative to the beginning of the trigger window (sample 0). Up to 4 pulses may be identified for each channel. Multiple continuation words contain two raw samples each. The earlier sample is stored in the most significant half of the continuation words. Strict time ordering of the samples is maintained in the order of the continuation words. A *sample not valid* flag may be set for any sample; for example, the last reported sample is tagged as not valid when the pulse interval consists of an odd number of samples.

<u>Word 1</u>:

(31) = 1 (30-27) = 6 (26-23) =channel number (0-15) (22-21) =pulse number (0-3) (20-10) =reserved (read as 0) (9-0) =first sample number for pulse

Words 2 - N:

(31) = 0 (30) = reserved (read as 0) (29) = sample x not valid (28-16) = ADC sample x (includes overflow bit) (15 - 14) = reserved (read as 0) (13) = sample x + 1 not valid (12 - 0) = ADC sample x + 1 (includes overflow bit)

Pulse Integral (7) – integral of an identified pulse within the trigger window. The pulse integral may be a simple sum of raw data samples over the pulse duration, or the result of a complex fit to pulse shape. Pedestal subtraction may be included.

(31) = 1 (30-27) = 7 (26-23) =channel number (0-15) (22-21) =pulse number (0-3) (20-19) =measurement quality factor (0-3)(18-0) =pulse integral

Pulse Time (8) – time associated with an identified pulse within the trigger window.

(31) = 1 (30-27) = 8 (26-23) =channel number (0-15) (22-21) =pulse number (0-3) (20-19) =measurement quality factor (0-3) (18-16) =reserved (read as 0) (15-0) =pulse time

Streaming Raw Data (9) – raw ADC data samples from a single channel of <u>each</u> ADC data processing chip may be streamed into to the main memory of the module (8 MB). For a single channel up to 16.8 milliseconds of data may be stored. Data for 8.4 milliseconds may be stored if two channels are enabled for this mode of operation. The trigger signal marks the data to be read out, and may be programmed to be anywhere within the data interval. Because the memory has a single data port and writing raw samples uses most of the memory bandwidth, readout cannot proceed until all sampling data has been acquired in the memory. Readout must be completed before another trigger can be accepted. The first word identifies the source channel numbers from the two channel groups A(0-7) and B(8-15), and the enable status of the channel groups.

Multiple continuation words contain two samples each. The earlier sample is stored in the most significant half of the continuation word. A *sample not valid* flag may be set for any sample. Strict time ordering of the samples is maintained in the order of the continuation words. When two channels are enabled the continuation words alternate between group A and group B. Bit 30 of the continuation words identify the channel group of the sample data.

Word 1:

(31) = 1 (30 - 27) = 9 (26) = source enabled from group A (25 - 22) = channel number enabled from group A (0 - 7) (21) = source enabled from group B (20 - 17) = channel number enabled from group B (8 - 15)(16 - 0) = reserved (read as 0)

<u>Words 2 - N</u>:

(31) = 0 (30) = group tag (0 = group A (0-7), 1 = group B (8-15)) (29) = sample x not valid (28 - 16) = ADC sample x (includes overflow bit) (15 - 14) = reserved (read as 0) (13) = sample x + 1 not valid (12 - 0) = ADC sample x + 1 (includes overflow bit)

Event Trailer (13) – (**suppressed for normal readout – debug mode only**) last word from ADC processing chip for event.

(31) = 1(30 - 27) = 13(26 - 0) = undefined

Data Not Valid (14) – module has no data available for read out.

(31) = 1(30-27) = 14(26-0) = undefined

Filler Word (15) – non-data word appended to the block of events. Forces the total number of 32-bit words read out of a module to be a multiple of 2 or 4 when 64-bit VME transfers are used.

(31) = 1(30-27) = 15(26-0) = undefined

Notes

The *total word count* for a block of events stored in the module memory is available through a module register. The user may read the register and execute a DMA read of exactly this number of words to extract all data in the block of events.

For a module there is a 12 byte overhead (header + trigger time) for each event. An accepted hit adds 8 bytes (integral + time).

We recommend that the ADC data processing chip outputs data in the format proposed here. The algorithm designer can make changes in assignments to bits 0-22 for the pulse related data (integral, time, or raw (word 1)). For example, the pulse number and measurement quality fields may be expanded at the cost of reducing the dynamic range of the integral measurement.