Pipelined Electronics for the Next Generation of DAQ at JLab

Benjamin Raydo

JLab S&T Review July 14-16, 2009







New Hall D – Detector



- Detector Channels: ~22,000
- Luminosity: $10^8 \gamma/s$
- L1 Acceptance Rate <200kHz
- Event Size: ~15kbytes
- Detector Subsystems: Central Drift Chamber Forward Drift Chamber Pair Spectrometer Tagger Start Counter (ST) Time of Flight (TOF) Barrel Calorimeter (BCAL) Forward Calorimeter (FCAL)





Comparison to CLAS in Hall B







Main Trigger Design Requirements

- 200kHz average L1 Trigger Rate, Dead-timeless, Pipelined, 2ns bunch crossing (CW Beam)
- L1 trigger supporting streaming subsystem hit patterns and energy summing with low threshold suppression
- Scalable trigger distribution scheme (GlueX: ~30 L1 crates, ~50 total readout crates)
- Low cost front-end & trigger electronics solution
- Reconfigurable firmware CLAS12 (Hall B) will use different programmable features than Hall D





Level 1 & Trigger Distribution







Crate Level – Signal Distribution

- VXS Based, 20 Slot Redundant Star Backplane
- VME64x backplane w/VXS (VITA 41 Standard) provides standard with high speed serial extension (new J0 connector)
- 18 Payload slots w/VME64x, 2 Switch slots
- Each payload slot has 8 high speed capable links (10Gbps each) to both switch slots

Crate Level Use:

- VME64x used for event readout
- VXS: Low jitter clock & trigger distribution
- VXS: Gigabit serial transmission for L1 data streams to switch slot for processing



VME64x + high speed serial fabric on J0





Global Level – Signal Distribution

- Four independent channel fiber optic transceiver connects global crates to front-end crates
- Transmits up to 150m @ 3.125Gbps per channel (12.5Gbps total)
- Uses MTP ribbon fiber optics (fewer connectors & fiber bundles)

Trigger Distribution -> Front-End Crate:

Delivers clock & fixed latency, synchronous triggers to all crates.

Front-End -> Global Trigger Crate:

Provides 10Gbps L1 data streams use to create L1 trigger.



Parallel Fiber Optic Transceiver (HFBR-7394):







Capturing the Pulses...







Front-End Electronics Flash ADC 250Msps

- 16 Channel 12bit, 250Msps Flash ADC
- 8µs raw sample pipeline, >300kHz sustained trigger rate (bursts @ ~15MHz)
- Post-processing in customizable firmware to extract time, charge, and other parameters minimizing event size
- Module supports 2eSST VME transfers at 200MB/s transfer rate
- Large event block sizes (>100) to minimize CPU interrupt handling
- VXS P0/J0 outputs 5Gbps L1 data stream (hit patterns & board sum)
- Used in existing 6GeV program: Hall A BigBite Upgraded Hall A Moller Polarimeter







Front-End Electronics: F1TDC

JLab-F1TDC



Sets maximum trigger latency

• High resolution - 60ps/32 channel

•Normal resolution – 120ps/64 channel

• 3.7µs sample pipeline

- Used in all subsystems except CDC & FCAL
- Not used in L1 trigger





Front-end Crates: Level 1 Trigger













Global Trigger Processor: L1



Trigger Distribution



Jefferson Lab



Example L1 Trigger (GlueX)



L1 Trigger Requirements:

• Reduce 360kHz hadronic & 200MHz electromagnetic

interaction to <200kHz L1 trigger rate

• High acceptance in signal region (8.4-9.0GeV)

L1 Trigger:

- Process in all 100ns time windows (4ns stepping)
- Start Counter Hits > 0
- L1 Energy sum suppresses BCAL & FCAL pulses <30MeV
- $BCAL_{energy} + 4 * FCAL_{energy} > 2GeV$





Example L1 Trigger cont...



2 Fully Prototyped Front-End Crates



Jefferson Lab



2 Crate Energy Sum Testing







Conclusion

Overall design in great shape:

- Trigger distribution scheme successfully prototyped
- Much of L1 has been simulated, prototyped, and works
- L1 timing: <3.7µs latency can easily be achieved
- Modules are reconfigurable, which can adapt to future needs





Acknowledgements

GlueX Collaboration and...

Fast Electronics Group

Data Acquisition Group

Dave AbbottVxWorks Ed Jastrzembski

VME, FPGA, PCB Design, Specifications

Hall D Physics Group

Alexander Somov

L1 Geant simulations & efficiencies

Christopher Newport University

Firmware development, architecture, & simulations

Indiana University

FADC250 Time resolution algorithm

Indiana University Cyclotron Facility

Gerard Visser FADC125 Development





Clock Distribution Jitter @ Front-End

3.47ps RMS 250MHz Clock Jitter after 150m fiber distribution



Critical requirement is for low-jitter clock distribution used by FADC250. This has been accomplished by transmitting a dedicated clock on one of the available fiber optic channels used for trigger distribution.





Forward Error Correction (FEC)

• Reed Solomon FEC encoder & decoder, RS(8, 6) GF(256), capable of correcting 1 byte out of each encoded 8 byte frame

• Encoder appends a 16bit parity to 48bit message data (64bits total)

• Decoder calculates parity of incoming 64bit messages, uses 16bit parity in lookup table (LUT) to correct up to 1 byte in frame

• Interleaving 64bit data frames provides burst error correction capability

48bits @ 125MHz

Jef

• Pipelined Encoder/Decoder has fast & fixed latency

RS(8,6)

Parity

Encoder



GlueX Level 1 Timing

2.3µs measured latency remaining latency ts t7 t, t₃ t₄ _ _ FADC250 SSP CTP GTP Global **Trigger Crate** Link: 64bits @ 125MHz Link: 32bits @ 125MHz BCal, FCal Mode: Link: 64bits @ 125MHz BCal, FCal Mode: 19:0 ADCSum to BCal, FCal Mode: 15:0 ADCSum t. 39:20 ADCSum t. 22:0 ADCSum to 31:16 ADCSum t, Link: 32bits @ 250MHz TOF, ST Mode: 55:23 ADCSum t 31:0 Triggers(31:0) TOF, ST, Tagger Mode: 8:0 TrackCount te 63:56 Unused 15:0 Hit Bits to 17:9 TrackCount to TOF, ST Mode: 31:16 Hit Bits t, 39:18 Unused 11:0 TrackCount t. Tagger Mode: 23:12 TrackCount t_a 7:0 MinHit ta 63:24 Unused t₁₈ 15:8 MaxHit to Tagger Mode: TS tg Front-end Crate 23:16 MinHit t₂ 7:0 MinHit t_e 31:24 MaxHit t. 15:8 MaxHit to 39:32 Unused 23:16 MinHit t_a All Modes: 31:24 MaxHit t₂ 47:40 Timestamp 63:32 Unused 63:48 ECC Link: 3bits @ 250MHz **Trigger Distribution** 0 Trigger 1 1 Trigger 2 2 Sync Crate Link: 16bits @ 62.5MHz 15:0 TriggerWord SD ΤI TD SD t₁₄ t₁₇ t₁₅ t₁₃ t₁₁ τ₁₆

2.3µs (measured) + 660ns (estimated) < 3µs!

Fiber Optic Link Copper Ribbon Cable VXS Backplane

660ns estimated





Capturing the Pulses...



Fully pipelined sampling, readout, & trigger -> no dead-time











